

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE UNITED STATES DEPARTMENT OF COMMI United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Viginia 22313-1450 www.uspto.gov

U.S. APPLICATION NUMBER NO.

FIRST NAMED APPLICANT

ATTY. DOCKET NO.

10/549,287

Kentarou Kanae

277917US0PCT

INTERNATIONAL APPLICATION NO.

PCT/JP04/16978

22850 OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.

1940 DUKE STREET **ALEXANDRIA, VA 22314** I.A. FILING DATE PRIORITY DATE 11/17/2003 11/16/2004

CONFIRMATION NO. 1976 371 ACCEPTANCE LETTER

OC000000017634879

Date Mailed: 12/12/2005

NOTICE OF ACCEPTANCE OF APPLICATION UNDER 35 U.S.C 371 AND 37 CFR 1.495

The applicant is hereby advised that the United States Patent and Trademark Office in its capacity as a Designated / Elected Office (37 CFR 1.495), has determined that the above identified international application has met the requirements of 35 U.S.C. 371, and is ACCEPTED for national patentability examination in the United States Patent and Trademark Office.

The United States Application Number assigned to the application is shown above and the relevant dates are:

09/16/2005

09/16/2005

DATE OF RECEIPT OF 35 U.S.C. 371(c)(1), (c)(2) and (c)(4) REQUIREMENTS

DATE OF COMPLETION OF ALL 35 U.S.C. 371 REQUIREMENTS

A Filing Receipt (PTO-103X) will be issued for the present application in due course. THE DATE APPEARING ON THE FILING RECEIPT AS THE "FILING DATE" IS THE DATE ON WHICH THE LAST OF THE 35 U.S.C. 371 (c)(1), (c)(2) and (c)(4) REQUIREMENTS HAS BEEN RECEIVED IN THE OFFICE. THIS DATE IS SHOWN ABOVE. The filing date of the above identified application is the international filing date of the international application (Article 11(3) and 35 U.S.C. 363). Once the Filing Receipt has been received, send all correspondence to the Group Art Unit designated thereon.

The following items have been received:

- Copy of the International Application filed on 09/16/2005
- English Translation of the IA filed on 09/16/2005
- Copy of the International Search Report filed on 09/16/2005
- Preliminary Amendments filed on 09/16/2005
- Information Disclosure Statements filed on 09/16/2005
- Oath or Declaration filed on 09/16/2005
- Request for Immediate Examination filed on 09/16/2005
- U.S. Basic National Fees filed on 09/16/2005
- Priority Documents filed on 09/16/2005
- Power of Attorney filed on 09/16/2005

Applicant is reminded that any communications to the United States Patent and Trademark Office must be mailed to the address given in the heading and include the U.S. application no. shown above (37 CFR 1.5)

WINSTON M ALVARADO Telephone: (703) 308-9140 EXT 206

PART 3 - OFFICE COPY

FORM PCT/DO/EO/903 (371 Acceptance Notice)

In another illustrative embodiment, a method is discussed for enhancing a fuse circuit in a low-voltage integrated circuit (IC). The method includes presenting by an input stage an inverted enabling signal, boosting by a boosting stage the inverted enabling signal, and transferring selectively by a nonvolatile fuse. The nonvolatile fuse has a first, a second, and a third connection. The first connection receives the inverted enabling signal that is boosted so that the nonvolatile fuse selectively transfers its data.

These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.

15

10

5

Brief Description of the Drawings

Figure 1 is a block diagram according to an embodiment of the invention. Figure 2 is a block diagram according to an embodiment of the invention. Figure 3 is a circuit diagram according to an embodiment of the invention. Figures 4A-4E are timing diagrams according to an embodiment of the

20

Figures 4A-4E are timing diagrams according to an embodiment of the invention.

Figure 5 is a block diagram according to an embodiment of the invention.

Detailed Description

25

In the following detailed description of the invention, reference is made to the accompanying drawings that form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention.

The transistors described herein include transistors from bipolar-junction technology (BJT), field-effect technology (FET), or complementary metal-oxide-semiconductor (CMOS) technology. A metal-oxide-semiconductor (MOS) transistor includes a gate, a first node (drain) and a second node (source). Since a MOS is typically a symmetrical device, the true designation of "source" and "drain" is only possible once voltage is impressed on the terminals. The designations of source and drain herein should be interpreted, therefore, in the broadest sense.

The terms "high" and "low" as used herein refer to Vcc, the voltage supply, and ground, respectively. The term "external supply" as used herein refers to Vcc, the voltage supply. In one embodiment, the voltage supply supplies a voltage in the range of 1.65 to 2.22 volts, unless otherwise indicated.

The term "energy-storing device" described herein includes any devices capable of storing charges. The term "energy-storing device" includes a capacitor. The capacitor described herein can be any capacitor fabricated on an integrated circuit using any fabrication technique. The energy-storing device described herein, however, may be fabricated as either an n-channel transistor or a p-channel transistor; the transistor's source and drain are connected together to form one conductive plate, its gate forms the other conductive plate, and the oxide layer forms the dielectric.

The term "pre-charging device" described herein includes any devices capable of providing charges to maintain a predetermined level of charges in an energy-storing device while a system that includes the energy-storing device is turned off. The reason for pre-charging is thus: the energy-storing device may have to store a large amount of charges to enable a circuit to provide a high-voltage

5

10

15

20

signal. Without pre-charging, an undesired amount of time may have to be taken once the system is turned on to charge the energy-storing device. The pre-charging device described herein can be a square-law device. The pre-charging device described herein can be any transistor fabricated on an integrated circuit using any fabrication technique. The pre-charging device described herein, however, may be fabricated as an n-channel transistor with its drain and gate connected together; the drain is connected to an external supply.

The term "charging device" described herein includes any devices capable of charging an energy-storing device up to the level of the external supply. The purpose of the charging device is to charge the energy-storing device to compensate for any level degradation that may occur from the pre-charging process. The charging device described herein can be any transistor fabricated on an integrated circuit using any fabrication technique. The charging device described herein, however, may be fabricated as an n-channel transistor. This transistor may be configured with its drain connected to an external supply.

The embodiments of the invention focus on a fuse circuit that is employed in redundancy circuits. The fuse circuit of the embodiments of the invention uses memory cells as fuses. This is advantageous because memory cells are basically transistors that can be controlled. This ability to control the memory cells as fuses to set or to unset the fusing state is not possible with traditional fuses. Once a state of a traditional fuse is set, such as by blowing or melting, the state of the traditional fuse cannot be reversed.

Additionally, the memory cells can be used as trimming elements. Trimming elements fine-tune a configuration of integrated circuits, such as flash memory devices. Again, the process of fine-tuning an integrated circuit can be reversed with the memory cells as trimming elements.

Integrated circuits, such as flash memory devices, have progressed from being included in personal computers to handheld products, such as wireless phones.

5

10

15

20

The marketplace values handheld products that are based on low-voltage integrated circuits, such as flash memory devices, because such products use less power and therefore last longer. Handheld products need to store information, and low-voltage flash memory is chosen as a storage medium. Low-voltage flash memory uses voltage supplies as low as 1.65 volts. Previous generations of fuse circuits rely on voltage supplies that provide high voltages. Thus, they are incompatible with low-voltage integrated circuits. In the discussion below, the embodiments of the invention solve these and other problems.

Figure 1 is a block diagram of a system according to one embodiment of the invention. An integrated circuit 100 illustrates a portion of a low-voltage flash memory device 102. The low-voltage flash memory device 102 includes a voltage supply 104 and ground 112. The voltage supply 104 provides voltages as low as about 1.65 volts and as high as about 2.2 volts. This range of voltages is less than voltages used in previous generations of flash memory devices. The voltage supply 104 provides power to circuits within the portion of the low-voltage flash memory device 102.

The low-voltage flash memory device 102 includes a decoder 106. The decoder 106 receives address signals from another integrated circuit, such as a central processing unit, that wants to access the low-voltage flash memory device 102. The decoder 106 decodes the address signals into an access signal that can select a memory cell or a group of memory cells so as to retrieve or store desired information.

The low-voltage flash memory device 102 includes an array 110. The array 110 houses a plurality of memory cells. Each of the plurality of memory cells is selectable by the decoder 106. The array 110 typically arranges the memory cells into rows and columns. To select a memory cell in the array 110, the decoder provides a specific row and a specific column. In the idioms of computer architecture, the row is called a word line and the column is called a bit line.

5

10

15

20

The low-voltage flash memory device 102 includes a redundancy circuit 108. The redundancy circuit 108 is modified by at least one embodiment of the invention to work with low voltages provided by the voltage supply 104. The redundancy circuit 108 provides redundant memory elements that can logically replace defective memory elements in the array 110.

Figure 2 is a block diagram of a redundancy circuit according to one embodiment of the invention. A redundancy circuit 200 includes a portion of a row fuse bank 208 and a column fuse bank 216. The row fuse bank 208 provides logical replacement for defective memory cells along a row of an array. The row fuse bank 208 includes a fuse circuit 204. The fuse circuit 204 includes the fuses and other elements that may provide the configuration needed to logically replace memory cells along a row of an array. The fuse circuit 204 includes various modifications provided by at least one embodiment of the invention.

The row fuse bank 208 includes a match circuit 206. The match circuit 206 includes a group of logic devices. This group of logic devices act together to emulate a logic function that produces a row match signal. This row match signal reflects whether a row in the array should be replaced because it contains at least one defective memory cell.

The row fuse bank 208 includes a disable circuit 202. A possibility exists that the fuse circuit 204 may include fuses that are defective. The disable circuit 202 disables the fuse circuit 204 if it detects that the fuse circuit 204 is unreliable.

The redundancy circuit 200 includes the column fuse bank 216. The column fuse bank 216 includes circuitry that is common to circuitry in the row fuse bank 208. The column fuse bank 216 provides logical replacement for defective memory cells along a column of an array. The column fuse bank 216 includes a fuse circuit 212. The fuse circuit 212 includes the fuses and other elements that may provide the configuration needed to logically replace memory cells along a column of an array. The fuse circuit 212 includes various modifications provided by at least one

5

10

15

20

embodiment of the invention.

5

10

15

20

25

The column fuse bank 216 includes a match circuit 214. The match circuit 214 includes a group of logic devices. This group of logic devices act together to emulate a logic function that produces a column match signal. This column match signal reflects whether a column in the array should be replaced because it contains at least one defective memory cell.

The column fuse bank 216 includes a disable circuit 210. A possibility exists that the fuse circuit 212 may include fuses that are defective. The disable circuit 210 disables the fuse circuit 212 if it detects that the fuse circuit 212 is unreliable.

Figure 3 is a circuit diagram according to one embodiment of the invention. A fuse circuit 300 includes a transferring stage 330. One purpose of the transferring stage 330 includes transferring the state of the fuse to another circuit. This serves to partially decouple the fuse from another circuit. The transferring stage 330 receives a transferring signal S302 and presents the transferring signal S302 at node A. The transferring stage 330 includes an inverter I304. The inverter I304 receives the transferring signal S302, produces an inverted transferring signal, and presents the inverted transferring signal to a node B.

The transferring stage 330 includes a p-channel transistor T306 having a gate, a drain, and a source. The gate of the p-channel transistor T306 couples to the node B. The source of the p-channel transistor T306 couples to a supply voltage. The drain of the p-channel transistor T306 couples to a node C.

The transferring stage 330 includes an n-channel transistor T318 having a gate, a drain, and a source. The gate of the n-channel transistor T318 couples to the node B. The drain of the n-channel transistor T318 couples to the node C. The source of the n-channel transistor T318 couples to the nonvolatile fuse 334, which will be discussed.

The fuse circuit 300 includes a latch L312. One purpose of the latch is to memorize the state of the fuse until the latch is notified otherwise. In one embodiment, the latch L312 is a volatile latch. In another embodiment, the latch L312 includes an inverter I308 having an input connection and an output connection. The input connection of the inverter I308 couples to a node D, and the output connection of the inverter I308 couples to the node C. The latch L312 also includes another inverter I310 having an input connection and an output connection. The input connection of the inverter I310 couples to the node C, and the output connection of the inverter I310 couples to the node D.

The fuse circuit 300 produces the signal S314 and presents the signal at the node D. This signal S314 reflects the state of the fuse of the fuse circuit 300.

The fuse circuit 300 includes a boosting stage 336. The boosting stage 336 boosts the voltage supply at a desired time to a predetermined level and for a predetermined duration. The boosting stage 336 includes an inverter I316 having an input connection and an output connection. The input connection of the inverter I316 couples to the node A, and therefore, is receptive to the transferring signal S302. The output connection of the inverter I316 presents a boosting signal.

The boosting stage 336 includes an energy-storing device C330 having a first connection and a second connection. In one embodiment the energy-storing device C330 is a capacitor with a value of about 10 picofarads. The first connection of the energy-storing device C330 receives the boosting signal from the inverter I316. The second connection of the energy-storing device C330 couples to a node G.

The fuse circuit 300 includes a nonvolatile fuse 334 having a first, a second, and a third connection. The first connection of the nonvolatile fuse 334 couples to the node G. The second connection of the nonvolatile fuse 334 couples to the source of the n-channel transistor T318 of the transferring stage 330. The third connection of the nonvolatile fuse 334 couples to ground.

5

10

15

20

In one embodiment, the nonvolatile fuse 334 is a flash cell T332 having a gate, a drain, and a source. The gate of the flash cell T332 couples to the node G. The drain of the flash cell T332 couples to the source of the n-channel transistor T318 of the transferring stage 330. The source of the flash cell T332 couples to ground. In one embodiment, the threshold voltage of the flash cell is greater than about 2.5 volts and less than about 3.5 volts. In one embodiment, the flash cell T332 refrains from transferring its data to the latch L312 when the flash cell T332 is in a programmed state if the gating signal at the gate of the flash cell is sufficiently high. In another embodiment, the flash cell T332 transfers its data when the nonvolatile fuse is in an erased state if the gating signal at the gate of the flash cell T332 is sufficiently high.

The fuse circuit 300 includes an input stage 338. The input stage 338 receives an enabling signal S320, and presents the enabling signal S320 to an inverter I322. The inverter I322 includes an input connection and an output connection. The input connection of the inverter I322 receives the enabling signal S320, and the output connection of the inverter I322 presents a gating signal at a node E.

Also coupled to the node E is an n-channel transistor T328 having a gate, a drain, and a source. In one embodiment, the n-channel transistor T328 includes a threshold voltage that is less than 1 volt. The gate of the n-channel transistor T328 couples to the node F. The drain of the n-channel transistor T328 couples to the node E. The source of the n-channel transistor T328 couples to the node G. The n-channel transistor T328 receives the gating signal at the drain, and presents the gating signal at the node G if the n-channel transistor is turned on.

The input stage 338 includes a pre-charging device T326. In one embodiment, the pre-charging device T326 is an n-channel transistor having a gate, a drain, and a source. The gate of the pre-charging device T326 couples to the drain and the drain of the pre-charging device T326 couples to the voltage supply. The

5

10

15

20

source of the pre-charging device T326 couples to the node F.

The input stage 338 includes an energy-storing device C324 having a first connection and a second connection. In one embodiment, the energy-storing device C324 includes a capacitor with a value of about 0.1 picofarad. The first connection of the energy-storing device C324 couples to the node E. The second connection of the energy-storing device C324 couples to the node F.

The pre-charging device T326 pre-charges the energy-storing device C324. Current flows from the voltage supply, through the drain of the pre-charging device T326, through the source of the pre-charging device T326, and enters the energy-storing device C324 at the node F. Because a certain amount of charge is diverted to the gate of the pre-charging device T326 to turn on the pre-charging device T326, the pre-charged charges at the energy-storing device C324 are equivalent to the difference between the voltage supply and the threshold voltage of the pre-charging device T326.

The purpose of pre-charging the energy-storing device C324 is to boost any signal that is presented at the node E, so that the n-channel transistor T328 presents the signal at the node G without degradation. For example, suppose the inverter I322 presents a gating signal at the node E. Without the pre-charged energy-storing device C324, the n-channel transistor T328 presents the gating signal at the node G at a voltage level that is less than the voltage level of the gating signal presented at the node E. The difference in the voltage level is approximately the threshold voltage of the n-channel transistor T328.

The operation of the fuse circuit 300 progresses over at least three phases. In the first phase, at power up, the transferring signal S302 and the enabling signal S320 is at a high level. Because the transferring signal S302 is at a high level, the node A is at a high level. The inverter I304 inverts the transferring signal S302 and presents a switching signal at a low level at the node B. The switching signal, at the low level, turns on the p-channel transistor T306 and turns off the n-channel

5

10

15

20

transistor T318. The turned-on p-channel transistor T306 switches the node C to the voltage supply, so that the node C is at a high level. The inverter I310 inverts the voltage at the node C, which is at a high level, to produce the signal S314 at a low level.

Returning to node A, which is at a high level, the inverter I316 inverts the voltage at the node A and presents a boosting signal at a low level. Turning now to node E, the inverter I322 inverts the enabling signal S320, which is at a high level, to present a gating signal at a low level to the node E. The n-channel transistor T328 presents the gating signal at the low level to the node G. Because both the boosting signal and the voltage at the node G is low, the energy-storing device C330 does not charge up. Additionally, the voltage at the node G is too low to turn on the nonvolatile fuse 334.

In the second phase, the transferring signal S302 remains at a high level, but the enabling signal S320 changes to a low level. With the transferring signal S302 at a high level, the transferring stage and the latch L312 maintain the same state as discussed hereinbefore. Thus, the latch L312 couples to the voltage supply, and continues to present the signal S314 at a low level. The boosting signal remains at a low level.

With the enabling signal S320 now at a low level, the inverter I322 presents the gating signal at a high level at the node E. The energy-storing device C324 boosts the gating signal even higher. The n-channel transistor T328 presents the gating signal at approximately the level of the voltage supply at the node G. The current of the gating signal flows to the energy-storing device C330, and over time charges the energy-storing device C330 up to the level of the gating signal, which is about the level of the voltage supply. The voltage of the gating signal at the node G at this point is still insufficient to turn on the nonvolatile fuse 334.

In the third phase, the transferring signal S302 changes to the low level while the enabling signal S320 remains at the low level. The transferring signal S302 is

5

10

15

20

presented at the node A at the low level. The inverter I304 inverts the transferring signal S302 and presents a switching signal at a high level at the node B. The switching signal, which is at a high level, turns off the p-channel transistor T306 and turns on the n-channel transistor T318. The turned-off p-channel transistor switches the node C from the voltage supply. The turned-on n-channel transistor T318 switches the node C to the nonvolatile fuse 334.

Returning to the node A, the inverter I316 receives the transferring signal, which is at a high level, and presents the boosting signal at a high level to the energy-storing device C330. Recall that the energy-storing device C330 is already charged to a high level. The presence of the boosting signal at the high level boosts the amount of charges stored in the energy-storing device C330 to an even higher level. This boosted amount of charges is equivalent to twice the level of the gating signal at the node G. This level of the gating signal is greater than the threshold voltage of the nonvolatile fuse 334 and is sufficient to turn on the nonvolatile fuse 334. In one embodiment, the threshold voltage of the nonvolatile fuse 334 is greater than about 2.5 volts and less than about 3.5 volts.

The boosted gating signal at the node G will decay over time. The charges that are stored in the energy-storing device C330 escape through the source of the n-channel transistor T328 to enter the substrate of the n-channel transistor T328. However, the gating signal is boosted for a sufficient duration so that the nonvolatile fuse 334 selectively transfers its data to the latch L312.

In the embodiment in which the nonvolatile fuse 334 is a flash cell, the nonvolatile fuse 334 pulls the node C to ground if the nonvolatile fuse is in an erased state. With the voltage at the node C at a low level, the inverter I310 presents the signal S314 at a high level. If the nonvolatile fuse 334 is in a programmed state, the boosted gating signal is still insufficient to turn on the nonvolatile fuse 334. Thus, the node C is not coupled to the voltage supply or to ground. However, the latch L312 remembers the previous voltage level at the node C, which was high, and

5

10

15

20

continues to produce a signal S314 at a low level.

5

10

15

20

25

Figures 4A-4E are timing diagrams according to one embodiment of the invention. These timing diagrams reflect voltages of various signals, nodes, and components of the fuse circuit 300 as discussed hereinbefore. The abscissa of each of the timing diagrams represents time. Each tick (major and minor) of the abscissa is spaced 25 nanoseconds apart. The ordinate of each of the timing diagram represents voltages. Each tick of the ordinate is spaced 500 millivolts apart. The units and the increments of the units used in the abscissa and the ordinate are for illustrative purposes only—they should not be interpreted as limitations upon the embodiments of the invention. The transitions of the waveforms of the timing diagrams are also for illustrative purposes only—they should not be interpreted as limitations upon the embodiments of the invention.

In various embodiments discussed above, the boosting stage is used to boost the gating signal to a level to turn on the nonvolatile fuse 334. In another embodiment, the boosting stage is replaced with a signal elsewhere to boost the gating signal; that signal may come from a charge-pump circuit, for example.

Figure 4A illustrates a timing diagram for the transferring signal S302. At 0 nanoseconds (at power up), the transferring signal S302 is high. The transferring signal S302 remains high until 300 nanoseconds elapse at which time the transferring signal S302 changes to low. The transferring signal S302 then remains low.

Figure 4B illustrates a timing diagram for the enabling signal S320. The enabling signal S320 is initially high at 0 nanoseconds (at power up). The enabling signal S320 remains high until 100 nanoseconds elapse at which timethe enabling signal changes to low. The enabling signal S320 then remains low.

Figure 4C illustrates a timing diagram for the gating signal at the node G.

The gating signal is at a low level from 0 nanoseconds to 100 nanoseconds because the energy-storing device C330 has not charged up. When the enabling signal S320

changes to low at 100 nanoseconds, the gating signal at the node G begins to rise because the energy-storing device C330 is now charging up. The gating signal continues to rise until, at 300 nanoseconds, the gating signal reaches a certain voltage level. Also at 300 nanoseconds, the transferring signal S302 drops to a low voltage level. In turn, the gating signal is boosted to a higher voltage level. The gating signal then remains at the higher voltage level.

Figure 4D illustrates a timing diagram for the voltage level at the node C. At 0 nanoseconds (at power up), the voltage level at the node C pulls up to the voltage supply as discussed hereinbefore. When the transferring signal S302 changes to a low level at about 300 nanoseconds, the voltage level at the node C switches to ground if the nonvolatile fuse 334 is turned on. Hence, the voltage at the node C is low.

Figure 4E illustrates a timing diagram for the voltage level at the node D. The timing diagram also reflects the voltage level of the signal S314. The waveform of the timing diagram of the Figure 4E is an inversion of the waveform of the timing diagram of the Figure 4D due to the inverter I310. Thus, from 0 nanoseconds to 300 nanoseconds, the voltage level of the signal S314 is low. Afterward, the timing diagram shows the voltage level of the signal S314 is high.

Figure 5 is a block diagram according to one embodiment of the present invention. A wireless device 500 includes a display 502, an antenna 504, a processor 506, and a low-voltage flash memory device 508. The display 502 provides a user interface that can be navigated by a user to control the wireless device 500. The processor 506 processes data and controls provided by the user or a remote server (not shown). The low-voltage flash memory device 508 provides storage to store data and controls. In one embodiment, the low-voltage flash memory device 508 includes at least one embodiment of the invention as discussed hereinbefore. The wireless device 500 includes digital cameras, audio recorders, personal digital assistants, and test equipment. The low-voltage flash memory

5

10

15

20

25

: :

device 508 is used to store firmware, fonts, forms, data, faxes, digital audio clips, digital images, and so on.

Conclusion

Systems, devices, and methods have been discussed to enhance fuse circuits in integrated circuits, such as flash memory devices. One benefit of the fuse circuits of the embodiments of the invention is that the fuse is composed of a nonvolatile transistor. This economizes manufacturing of the integrated circuits because the integrated circuits are generally manufactured with millions of transistors already. Another benefit of the embodiments of the invention is that the fuse and the latch are not integrated; the fuse and the latch couple together for a desired duration so that the fuse can transfer its state onto the latch. Thereafter, the latch remembers and outputs the state of the fuse.

Although the specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiments shown. This application is intended to cover any adaptations or variations of the present invention. It is to be understood that the above description is intended to be illustrative, and not restrictive. Combinations of the above embodiments and other embodiments will be apparent to those of skill in the art upon reviewing the above description. The scope of the invention includes any other applications in which the above structures and fabrication methods are used. Accordingly, the scope of the invention should only be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.

5

10

15

20